Extremely low voltage operation near or below threshold voltage is a key circuit technology to improve the energy efficiency of information systems and to realize ultra-low power sensor nodes. However, it is difficult to operate conventional analog circuits based on amplifier at low voltage. Furthermore, PVT (Process, Voltage and Temperature) variation and random V th variation degrade the minimum operation voltage and the energy efficiency in both digital and analog circuits. In this paper, extremely low power analog circuits based on comparator and switched capacitor as well as extremely low power digital circuits are presented. Many kinds of circuit technologies are applied to cope with the variation problem. Finally, image processing SoC that integrates digital and analog circuits is presented, where improvement of total performance by a cooperation of analog circuits and digital circuits is demonstrated.
Introduction
Energy efficiency is one of the most important features for every information equipment, and its importance is getting higher as the total bit count transferred and stored around the world increase. In order to improve the energy efficiency a lot of works have been done on sub-threshold circuits and near-threshold circuits mostly in the fields of digital logic and memory [1] - [4] . However the effects of PVT variation and random V th variation become much severer at the extremely low voltage operation. There exists a requirement of extremely low power analog circuits with extremely low voltage operation in two meanings. One is to be integrated in the same SoC and keeps the high energy efficiency. Another is to help the digital circuits cope with the variation problems.
In this paper, after showing the ideal dependence of the energy efficiency on supply voltage V DD , misfits to the ideal curve in the real circuits are categorized in three types and discussed. Then specific extremely low power circuits both digital and analog are explained. Finally advantages of collaborated works between digital circuits and analog circuits are presented.
Energy Characteristics Ideal and Real
Energy consumption of LSI for a certain task is obtained by its PD product (product of power and delay). In case of Manuscript CMOS logic circuits it is expressed as Eq. (1)
where α is an activation ratio
The first term and the second term of (1) represent dynamic energy E dyn due to dynamic current and static leak energy E leak due to leakage current I leak , respectively. Figure 1(a) shows dependences of the energy on V DD in the ideal case.
As V DD goes down from nominal value of 1.2 V, E total decreases in proportion to V 2 DD , because E dyn dominate in the high V DD region. When V DD is further decreased and MOS-FET operate at near-threshold region or sub-threshold region, cycle frequency f becomes so small that increase of E leak cannot be neglected. Finally the increase of E leak outweighs the decrease of E dyn . This means that there is a minimum value in E total limited by the leak current. The minimum E total is reduced to around 1/10 from the nominal V DD in bulk CMOS.
In the real SoC, however, the E total−real curve deviates from the ideal E total−ideal by three directions as shown in Fig. 1 These deviations are caused by many reasons such as PVT variation, random Vth variation, circuit overhead to cope with them, no rail-to-rail swing operation, DC current, mismatch of optimum operation condition between macro blocks, etc. The deviations are discussed specifically in Sect. 3.
Extremely Low Voltage Building Block Circuits
In this section, representative digital and analog circuits are picked up, and the deviations mentioned above are explained in response to the circuit operations and resent research results against them are presented.
Logic
CMOS logic circuits are known to be functional at relatively low voltage. It is still not low enough for extremely low voltage operation in a large scale logic macro. It is observed that minimum functional voltage V DDmin of primitive circuit increases as number of the gate stage increases as shown in Fig. 2 . In the combinational circuits malfunction is caused by stochastic mismatch between output voltage and logical input threshold voltage, and expected value of V DDmin for CMOS inverter chain is expressed as Eq. (2) [5] . Dependences on σ pn and N are explicitly expressed here. And guides for device parameters are derived from this equation; smaller n and smaller |η| are better. As can be seen from Fig. 2 , flip flop has the largest V DDmin , and brings the deviation (A). The stochastic error in flip flop is investigated and the signal contention at the data feed-back point is found to be a main factor. In order to improve the V DDmin a contention-less flip flop (CLFF) illustrated in Fig. 3 is proposed [6] . 
where Another challenge for logic circuits is a timing closure at the extremely low voltage corner in a SoC design flow. Since the on chip timing variation increases more severely than average timing delay, a lot of delay buffers are required to insert in the logic and clock circuits. This lead to a heavy circuit overhead that causes deviation (B) and enlargement of cycle time that leads to deviation (C). In order to smooth the timing closure procedure, high voltage clock distribution (HVCD) technic is proposed [7] . Although HVCD requires two supply voltages; V CLK and V LOGIC (V CLK > V LOGIC ), it decreases the number of delay buffers. As a result, improvements of area, delay and energy (PD product) are achieved in 32 bit CPU macro and SIMD macro as shown in Fig. 4 .
Memory
SRAM is one of the most sensitive circuits to the random Vth variation, because it degrades both bit cell stability dur- ing a read operation and a write margin. So, many kinds of assist circuits have been proposed to improve the stability and/or the write margin so as to overcome a V DDmin problem (deviation (A)) [8] , [9] . From a view point of low energy, however, problem is not just V DDmin . Charging/discharging current of bit lines do not decrease ideally owing to a random variation of bit cell read current, and deviation (B) occurs. As shown in Fig. 5 the bit line swing in a read operation, which is normally small amplitude at the nominal voltage (a), vary widely at the extremely low voltage (b). The average swing becomes rather lager in Fig. 5(b) .
In order to reduce the variation of bit line swing, an approach that focuses to the bit line charge is proposed. Figure 6 shows an example hierarchical bit line circuit [10] . Here, the charge of local bit line (LBL, LBLX) with small capacitance, is transferred to and shared by global bit line (GBL, GBLX) with large capacitance. Thus the variation of global bit line swing is suppressed and the operation power at 0.5 V is reduced by 60%.
The charge focused approach is further advanced to charge collector circuit shown in Fig. 7 [11] . In addition to the charge of selected bit line, that of unselected bit line is also collected to the global bit line. This highly efficient charge usage yields drastic power reduction in large scale SRAM.
Power Management
It is well known that performance of operational amplifier degrades much at low voltage, and finally it does not oper- 
PLL
In the area of PLL, all digital (AD) PLL is becoming a popular circuit style. Figure 10 shows a block diagram of a 0.5 V AD-PLL [13] . Current controlled ring oscillator is applied to DCO (Digitally Controlled Oscillator) to obtain power scalability, which means variable power proportional to frequency. Timing edges for TDC (Time to Digital Converter) are generated by level shifters from multi-phase output of the DCO. The waveform of DCO outputs have low "H" level and low slew rate so that the accuracy to detect the phase difference would be degraded if it was directly connected to TDC. The level shifters sharpen the waveform and avoid the problem even at as low as 0.5 V. As illustrated in Fig. 11 , the AD-PLL is power scalable from 10 MHz to 100 MHz. The power efficiency is less than 0.5 μW/MHz in this frequency region.
RF Transceiver
For the application of short-range wireless, all 0.5 V, 1 Mbps, 315 MHz OOK transceiver is developed [14] . In order to reduce the RX (Receiver) power, (1) sampling circuits are used and the RX input is directly sampled without LNA (Low Noise Amplifier) (high sensitivity is not required for the 1-m communication), (2) low career frequency of 315 MHz instead of 2.4 GHz is used to reduce the required bandwidth of the sampler, (3) the power supply voltage (V DD ) is reduced to 0.5 V, (4) a career-frequency-free (CFF) intermittent sampling (IS) is newly proposed to reduce the number of sampling. Concepts of a conventional continu- ous sampling and the proposed IS are compared in Fig. 12 . The proposed IS reduces the number of the sampling in 1 symbol that makes the power consumption in sampler to 1/315. Figure 13 shows a block diagram of the proposed all 0.5 V CFF IS RX. Only 1-MHz clock instead of a 315-MHz career frequency is supplied to RX. Power consumption of the samplers in RX is 3 μW and the total RX consumes 38 μW@1 Mbps (38 pJ/bit). At BER of 10 −3 , the RX sensitivity is −55 dBm.
The design challenge of TX (Transmitter) is to increase the efficiency at the target low output power of −20 dBm. A class-F PA instead of a class-D or class-E PA is used, because it achieves the highest efficiency at the target specification. Furthermore a dual supply voltage scheme is proposed as shown in Fig. 14 [15] . By applying V DD1 =0.56 V, V DD2 =0.2 V drain efficiency of 42% is achieved, which is 2.1 times larger than that at single 0.5 V V DD . The global efficiency of 28% is highest at P OUT = −20 dBm. Energy efficiency of 36 pJ/bit (36 μW@1 Mbps) is achieved.
Digital and Analog Corporation in Integrated Chip
In this section, collaborated works between digital circuits and analog circuits that improve total performance and energy efficiency are presented. 
Adaptive Supply Voltage Control
Commercial SoC is required to operate at its specified maximum frequency (F max ) at the worst PVT condition. For a fast corner low-Vth chip, F max is limited to much slower value than its ability. Then the product of the leak power and the cycle time becomes larger than expected. This deviation is significant in the low V DD region, and it is categorized as the deviation (C).
In order to avoid the mismatch between F max and a chip's ability, adaptive V DD control with parity-based error prediction and detection (PEPD) is prosed [16] . Block diagram including integer units, warning rate calculator, and digital LDO is shown in Fig. 15 . The digital LDO shown in Sect. 3 C is utilized here. According to the clock frequency setup warning rate is calculated, and the output of the digital LDO (V DD (IU) ) is controlled to the optimum voltage. Figure 16 shows measured V DD(IU) waveform. As input clock frequency increses from 5 MHz to 6 MHz, and decreases from 6 MHz to 5 MHz, V DD(IU) is adaptively-controlled up and down by 9 mV respectively. Figure 17 shows measured adaptive V DD(IU) for different dies and different temperatures. The lowest voltage @6 MHz is 425 mV for typical die at high temperature. In conventional worst-case design, the worst case V DD(IU) (=highest) of 560 mV should be applied to the best case. Ex- cessive V DD margin of 135 mV is eliminated by this adaptive V DD control. This yields 13% total power reduction including the overhead of PEPD and LDO loss as illustrated in Fig. 18 . If the LDO loss is not accounted for, the power reduction should be 38%.
Adaptive Voltage and Frequency Control
Another collaborate work between digital and analog is adaptive voltage scaling (AVS) and adaptive frequency scaling (AFS) with monitor circuits, power management (buck converter), and AD-PLL. Its block diagram is illustrated in Fig. 19 [7] . The AD-PLL shown in Sect. 3 D is utilized here.
Die-to-die process variation and temperature variation are compensated by AVS. Frequency of ring oscillator (ROSC) is compared with a reference frequency ( f REF ), and an up/down signal is given to the AVS controller every several 10 ms to control V LOGIC and V CLK against the variations.
By using proposed AFS, f CLK tracks a several 100 μs-order V LOGIC noise which is often observed at high efficiency DC/DC converter. Another up/down signal is given to the AFS controller every about 10 μs, and a multiplication number in the AD-PLL is changed to tune f CLK . Critical path replicas also monitor V LOGIC every cycle by checking the setup margin. When a setup warning is found, the critical-path-replica interrupts the up/down signal to avoid a setup error. Figure 20 shows measured waveforms of V LOGIC and f CLK with AFS. A 4 kHz sinusoidal wave is applied to V LOGIC to emulate the ripple of the buck converter. The proposed AFS makes f CLK track V LOGIC , and increases the average clock frequency by 33% compared to the conventional worst case design. Proposed AVS, AFS and HVCD in Sect. 3.1 are applied to an image processing SoC [7] . At V LOGIC = 0.45 V, V CLK = 5.65 V the SIMD core achieved the maximum power efficiency of 563GOPS/W. Die photograph fabricated with 40 nm CMOS process is shown in Fig. 21 . 
Conclusion
Extremely low voltage operation is a key approach to improve the energy efficiency. Deviations of energy curve in a real SoC from ideal case are categorized in three cases. They are discussed in several specific digital circuits and analog circuits. And it is demonstrated that by using proper circuit countermeasures, both analog and digital circuits can operate at the sub-threshold or near-threshold voltage and they can exhibit low energy characteristics. Finally, examples of collaborative works between digital circuits and analog circuits showed that they were effective in eliminating the excessive V DD margin and f CLK margin required in the conventional worst case design to realize high total energy efficiency.
